The Virtex-5 LXT platform addresses the challenging bandwidth, power and cost targets facing equipment vendors working to enable the emerging ‘triple play’ services market (voice, video and data over single broadband Internet Protocol connection). The new platform is optimized to enable FPGA designers across a wide range of applications to benefit from serial connectivity by delivering a comprehensive, fully compliant protocol solution with the greatest ease of use.
The Virtex-5 LXT platform also features the industry’s lowest power 65-nanometer (nm) transceiver, typically consuming less than 100mW per channel at 3.2 Gbps.
High-performance logic with advanced serial
Cross-platform compatibility
[1] LXT devices are footprint compatible in the same package using adjustable voltage regulators
Most advanced, high-performance, optimal-utilization,FPGA fabric
[1] Real 6-input look-up table (LUT) technology
[2] Dual 5-LUT option
[3] Improved reduced-hop routing
[4] 64-bit distributed RAM option
[5] SRL32/Dual SRL16 option
Powerful clock management tile (CMT) clocking
[1] Digital Clock Manager (DCM) blocks for zero delay buffering, frequency synthesis, and clock phase shifting
[2] PLL blocks for input jitter filtering, zero delay buffering, frequency synthesis, and phase-matched clock division
36-Kbit block RAM/FIFOs
[1] True dual-port RAM blocks
[2] Enhanced optional programmable FIFO logic Programmable
[3] Built-in optional error-correction circuitry
[4] Optionally program each block as two independent 18-Kbit blocks
High-performance parallel SelectIO technology
[1] 1.2 to 3.3V I/O Operation
[2] Source-synchronous interfacing using ChipSync™ technology
[3] Digitally-controlled impedance (DCI) active termination
[4] Flexible fine-grained I/O banking
High-speed memory interface support
Advanced DSP48E slices
[1] 25 x 18, two’s complement, multiplication
[2] Optional adder, subtracter, and accumulator
[3] Optional pipelining
[4] Optional bitwise logical functionality
[5] Dedicated cascade connections
Flexible configuration options
[1] SPI and Parallel FLASH interface
[2] Multi-bitstream support with dedicated fallback reconfiguration logic
[3] Auto bus width detection capability
System Monitoring capability on all devices
[1] On-chip/Off-chip thermal monitoring
[2] On-chip/Off-chip power supply monitoring
[3] JTAG access to all monitored quantities
Integrated Endpoint blocks for PCI Express Designs
[1] Compliant with the PCI Express Base Specification 1.1
[2] x1, x4, or x8 lane support per block
[3] Works in conjunction with RocketIO™ transceivers
Tri-mode 10/100/1000 Mb/s Ethernet MACs
RocketIO GTP transceivers 100 Mb/s to 3.75 Gb/s
65-nm copper CMOS process technology
1.0V core voltage
High signal-integrity flip-chip packaging available in standard or Pb-free package options