产品分类 > 处理器 > 酷睿处理器 > AT80570PJ0806M

可能感兴趣的商品

最近浏览过的商品

pic

AT80570PJ0806M

厂商:
Intel
类别:
酷睿处理器
包装:
-
封装:
-
无铅情况/ROHS:
-
描述:
Intel? Core?2 Duo Processor E8400...

我要询价我要收藏

  • 参数
  • 描述
参数 数值
# of Cores 2
# of Threads 2
Clock Speed 3 GHz
Bus/Core Ratio 9
Idle States Yes
AES New Instructions No
# of Processing Die Transistors 410 million
FSB Speed 1333 MHz
L2 Cache 6 MB
Embedded Options Available Yes
Execute Disable Bit Yes
FSB Parity No
Instruction Set 64-bit
Enhanced Intel SpeedStep® Technology Yes
Intel® 64 Yes
Intel® Demand Based Switching No
Intel® Hyper-Threading Technology No
Intel® Trusted Execution Technology Yes
Intel® Turbo Boost Technology No
Intel® Virtualization Technology (VT-x) Yes
Intel® Virtualization Technology for Directed I/O (VT-d) Yes

The MC68040, MC68040V, MC68LC040, and MC68EC040 are Freescale Semiconductor's (formerly Motorola, Inc., Semiconductor Products Sector) fourth generation of M68000-compatible, high-performance, 32-bit microprocessors. All four devices are virtual memory microprocessors employing multiple concurrent execution units and a highly integrated architecture that provides very high performance. They integrate an MC68030-compatible integer unit (IU) and two independent caches. The MC68040, MC68040V, and MC68LC040 contain dual, independent, demand-paged memory management units (MMUs) for instruction and data stream accesses and independent, 4-Kbyte instruction and data caches. The MC68040 contains an MC68881/MC68882-compatible floating-point unit (FPU). The use of multiple independent execution pipelines, multiple internal buses, and a full internal Harvard architecture, including separate physical caches for both instruction and data accesses, achieves a high degree of instruction execution parallelism on all three processors. The on-chip bus snoop logic, which directly supports cache coherency in multimaster applications, enhances cache functionality.


Features

  • On-Chip Floating Point Support (Full 040)
  • On-Chip Memory Management Unit
    (Full 040, LC040, and 040V)
  • Internal Harvard Architecture
  • 4K Instruction and Data Caches
  • Burst Memory Interface
  • 44 MIPS @ 40 MHz
  • Available in 25, 33, and 40 MHz (Full 040 and 040V)
  • Available in 20, 25, 33, and 40 MHz (LC040 and EC040)
  • MC68040V is a Low Power (3.3V) Version of MC68LC040

框图

请选择文档类型: