产品分类 > DSP > DSP > DSP56321VL275

可能感兴趣的商品

最近浏览过的商品

pic

DSP56321VL275

厂商:
Freescale
类别:
DSP
包装:
-
封装:
MAPBGA 196 15*15*0.8P1.0
无铅情况/ROHS:
无铅
描述:
24-BIT DSP PBFREE

我要询价我要收藏

  • 参数
  • 描述
  • 文档
参数 数值
Core: Operating Frequency Max (Max) (MHz) 200
Device Sample Availability 24 Feb 2005
I/O Pins 34
Material Type Tested Packaged Device
Number of Reflow Cycles 3
Package Length (nominal) (mm) 15.000
Package Width (nominal) (mm) 15.000
Peak Package Body Temperature (PPT)(°C) 260
Timers - Size (bit) 24
Device Weight (g) .61920
Serial Interface - Type SSI / SCI
Timer Features Watchdog / PWM / Output Compare / Input Capture / Realtime Interrupts
External Bus Interface HI08 / Memory Controller
Package Material Plastic
Core: Operating Voltage (Spec) (V) 1.6
Standby Function WAIT / STOP
Tape & Reel No
Timers - Number of Timers 3
UL94 (plastics flammability test) V0: burning stops within 10 seconds on a vertical specimen; no drips allowed
Co Processor Type EFCOP
Export Control Classification Number (US) 3A991
Part Number DSP56321VL275
Co Processor Frequency (Max) (MHz) 275
Core: Type DSP56300
Life Cycle Description (code) PRODUCT MATURITY/SATURATION
Preferred Order Quantity (POQ) 630
REACH SVHC Freescale REACH Statement
Timers - Channels 3
Pin/Lead/Ball Count 196
POQ Container BRICK
Micron Size (μm) .13
MPQ Container TRAY
Package Description and Mechanical Drawing MAPBGA 196 15*15*0.8P1.0
Total DMA Channels 6
Minimum Package Quantity (MPQ) 126
Sample Exception Availability Y
2nd Level Interconnect e1
Budgetary Price($US) 100 @ $46.50 each
Debug Features On-Chip Emulation
Status Active
External Bus Width (bit) 24
Maximum Time at Peak Temperature (s) 40
Mounting Style Surface Mount
Serial Interface - Number of Interfaces 2 / 1
Application/Qualification Tier COMMERCIAL, INDUSTRIAL
Bus Frequency (Max) (MHz) 275
Core: Number of cores (Spec) 1
Device Production Availability 24 Feb 2005
Internal RAM (kByte) 576
Package Thickness (nominal) (mm) 1.750
Description 24-BIT DSP PBFREE
External Interrupts 4
Moisture Sensitivity Level (MSL) 3
Ambient Operating Temperature (Min-Max) (°C) -40 to 100
Core: Performance in MACS 200000000
Floor Life 168 HOURS
Leadtime (weeks) 12
RoHS Certificate of Analysis (CoA) Download RoHS CoA Report
Cache (kByte) 1
External Memory Supported SRAM / SDRAM
Material Composition Declaration (MCD) Download MCD Report Download MCD Report
Harmonized Tariff (US) Disclaimer 8542.31.0000

The DSP56321, a member of the DSP56300 family of programmable DSPs, supports network applications with general filtering operations. The on-chip enhanced filter coprocessor (EFCOP) executes filter algorithms in parallel with core operations to provide enhanced signal quality without affecting channel throughput or total number of channels supported, resulting in increased overall performance. Like the other family members, the DSP56321 uses a high-performance, single clock cycle per instruction engine, a barrel shifter, 24-bit addressing, instruction cache, and direct memory access (DMA) controller. The DSP56321 offers 275 million multiply accumulates per second (MMACS) performance (550 MMACS using the EFCOP in filtering applications) using an internal 275 MHz clock, a 1.6-volt core and independent 3.3-volt input/output (I/O).

View Product Image View Block Diagram

Features

High-performance DSP56300 core:
  • 275 MMACS (550 MMACS using the EFCOP in filtering applications) with a 275 MHz clock at 1.6 volts
  • Object code compatible with the DSP56000 core with highly parallel instruction set
  • Data arithmetic logic unit (data ALU) with fully pipelined 24 x 24-bit parallel multiplier-accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions and 24-bit or 16-bit arithmetic support under software control
  • Program control unit (PCU) with position-independent code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), on-chip instruction cache controller, on-chip memory-expandable hardware stack, nested hardware DO loops and fast auto-return interrupts
  • DMA with six channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block- transfer interrupts; and triggering from interrupt lines and all peripherals
  • Digital phase-lock loop (DPLL) allows change of low-power divide factor (DF) without loss of lock
  • Hardware debugging support including on-chip emulation (OnCE) module, JTAG test access port (TAP)
Enhanced filter coprocessor (EFCOP):
  • Internal 24 x 24-bit filtering and echo-cancellation coprocessor
  • Runs in parallel to the DSP core
Internal memories:
  • 192K x 24-bit on-chip RAM total
  • Program RAM, instruction cache, X data RAM and Y data RAM sizes are programmable: * Includes 12 K x 24-bit shared memory (that is, memory shared by the core and the EFCOP).
  • 192 x 24-bit bootstrap ROM
External memory expansion:
  • Up to two 256K x 24-bit word memory spaces using the standard external address lines
  • Program memory expansion to one 256K x 24-bit word memory space using the standard external address lines
  • External memory expansion port
  • Chip select logic for glueless interface to SRAMs
Internal peripherals:
  • 3.3-volt I/O interface enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors and DSPs
  • Two enhanced synchronous serial interfaces (ESSI0 and ESSI1), each with one receiver and three transmitters
  • Serial communications interface (SCI) with baud-rate generator
  • Triple timer module
  • Up to 34 programmable general-purpose I/O (GPIO) signals, depending on which peripherals are enabled
Reduced power dissipation:
  • Very low-power CMOS design
  • Wait and stop low-power standby mode

Users Guides
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 DSPSTUDIOUG
DSP56321VL275PDF下载 点击下载 点击下载 DSPS56SIMUM
DSP56321VL275PDF下载 点击下载 点击下载 S56CCSERVER
Application Notes
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 AN2085
DSP56321VL275PDF下载 点击下载 点击下载 AN2013
DSP56321VL275PDF下载 点击下载 点击下载 AN2088
DSP56321VL275PDF下载 点击下载 点击下载 AN2074
DSP56321VL275PDF下载 点击下载 点击下载 AN1781
DSP56321VL275PDF下载 点击下载 点击下载 AN1790
DSP56321VL275PDF下载 点击下载 点击下载 AN1829
DSP56321VL275PDF下载 点击下载 点击下载 AN2715
DSP56321VL275PDF下载 点击下载 点击下载 AN1772
DSP56321VL275PDF下载 点击下载 点击下载 AN1808
DSP56321VL275PDF下载 点击下载 点击下载 AN1751
DSP56321VL275PDF下载 点击下载 点击下载 APR23
DSP56321VL275PDF下载 点击下载 点击下载 APR27
DSP56321VL275PDF下载 点击下载 点击下载 APR39
DSP56321VL275PDF下载 点击下载 点击下载 AN1839
DSP56321VL275PDF下载 点击下载 点击下载 APR26
DSP56321VL275PDF下载 点击下载 点击下载 AN3653
DSP56321VL275PDF下载 点击下载 点击下载 AN3754
DSP56321VL275PDF下载 点击下载 点击下载 AN2277
DSP56321VL275PDF下载 点击下载 点击下载 APR25
DSP56321VL275PDF下载 点击下载 点击下载 APR30
DSP56321VL275PDF下载 点击下载 点击下载 APR35
DSP56321VL275PDF下载 点击下载 点击下载 APR20
DSP56321VL275PDF下载 点击下载 点击下载 APR40
DSP56321VL275PDF下载 点击下载 点击下载 AN1764
DSP56321VL275PDF下载 点击下载 点击下载 AN2691
DSP56321VL275PDF下载 点击下载 点击下载 APR38
Errata
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321CE1K91M
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321CE0K93M
Product Briefs
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321PB
Engineering Bulletins
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 EB635
DSP56321VL275PDF下载 点击下载 点击下载 EB365
DSP56321VL275PDF下载 点击下载 点击下载 EB336
DSP56321VL275PDF下载 点击下载 点击下载 EB610
DSP56321VL275PDF下载 点击下载 点击下载 EB724
Fact Sheets
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 SUITE56FACT
Reference Manuals
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 DSP56300FM
DSP56321VL275PDF下载 点击下载 点击下载 DSP56300FMAD
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321RM
DSP56321VL275PDF下载 点击下载 点击下载 DSP563XXEVMEUM
DSP56321VL275PDF下载 点击下载 点击下载 DSPASMRM
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321RMAD
DSP56321VL275PDF下载 点击下载 点击下载 DSPLNKRRM
Selector Guides
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 SG1004Q22009
Brochures
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 BYNDDSPBRO
DSP56321VL275PDF下载 点击下载 点击下载 BRPACKTELEARCH
DSP56321VL275PDF下载 点击下载 点击下载 BRDSPPARMETRIC
Data Sheets
文档名称 文档类型 软件 描述
DSP56321VL275PDF下载 点击下载 点击下载 DSP56321