可能感兴趣的商品

最近浏览过的商品

pic

LTC2284CUP#PBF

厂商:
Linear
类别:
A/D 数据转换器
包装:
Tube
封装:
64-QFN
无铅情况/ROHS:
无铅
描述:
双通道 14 位、105Msps 低功率 3V ADC

我要询价我要收藏

  • 参数
  • 描述
参数 数值
Bits (bits) 14
New no
ADCs (#) 2
Bipolar Input (yes/no) yes
Input Span 1Vpp or 2Vpp
Channels (#) 2
Input Drive Differential, Single Ended
Offset LSB (LSB)
DNL (LSB) 0.6
I/O Parallel CMOS
Supply Voltage Range 3V
Internal Reference (yes/no) yes
INL LSB (LSB) 1.5
Simultaneous (yes/no) yes
Shutdown (yes/no) yes
Featured no
Extended Temp C, I
Full-Scale Error LSB (LSB)
Latency (#) 6
Speed (Msps) 105
SINAD (dB) 72.4
Crosstalk (dB) -110
SFDR (dB) 88
THD dB (dB)
安装类型 Surface Mount
电源电压 Single Supply
工作温度 0°C ~ 70°C
每秒采样率 105M
数据接口 Parallel
位数 14
转换器数目 2
最大耗散功率 630mW
Packages QFN-64
Power (mW) 540
Comments Dual 14-Bit, 105Msps Low Power 3V ADC
Date Added 1984-01-01
Price 1k * $61.50 (LTC2284CUP)
Features

特点
Integrated Dual 14-Bit ADCs
Sample Rate: 105Msps
Single 3V Supply (2.85V to 3.4V)
Low Power: 540mW
72.4dB SNR, 88dB SFDR
110dB Channel Isolation at 100MHz
Flexible Input: 1VP-P to 2VP-P Range
575MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Pin Compatible Family ??105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit) ??80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit) ??65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit) ??40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) ??25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit) ??10Msps: LTC2290 (12-Bit), LTC2295 (14-Bit)
64-Pin (9mm × 9mm) QFN Package

典型应用

典型应用

描述
The LTC?2284 is a 14-bit 105Msps, low power dual 3V A/D converter designed for digitizing high frequency, wide dynamic range signals. The LTC2284 is perfect for demanding imaging and communications applications with AC performance that includes 72.4dB SNR and 85dB SFDR for signals at the Nyquist frequency.
Typical DC specs include ±1.5LSB INL, ±0.6LSB DNL. The transition noise is a low 1.3LSB RMS.
A single 3V supply allows low power operation. A separate output supply allows the outputs to drive 0.5V to 3.6V logic.
A single-ended CLK input controls converter operation. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

请选择文档类型: