The MPC8568E PowerQUICC III family is designed to address the increasing performance requirements for broadband access equipment including 3G/WiMAX/LTE base stations, RNCs, gateways and ATM/TDM/IP equipment. The MPC8568E enables both IP and multi-protocol solutions, combining a high-performance e500 processor core built on Power Architecture® technology scaling up to 1.33 GHz, a flexible communications engine and high-speed system interfaces, enabling customers to handle many functions in a single-chip solution that otherwise would require multiple devices. This high level of integration provides savings in cost, power and board space.
The MPC8568E provides multiprotocol support for both protocol termination and interworking for a wide range of communication protocols, including ATM, POS, ethernet, PPP, HDLC and TDM—allowing the flexibility necessary for broadband access devices. Two enhanced Gigabit Ethernet (GbE) ports, PCI Express® and Serial RapidIO® interconnect technology, enable high-speed links to industrywide switches, field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs) and digital signal processors (DSPs). An integrated security engine supports common encryption algorithms, including the Kasumi algorithm needed for 3G wireless security.
MPC8568E Processors
The MPC8568E family consists of the MPC8568E and the MPC8567E. Both are offered in a 1023-pin FC-BGA package for pin compatibility.
|
MPC8568E PROCESSOR HIGHLIGHTS
|
|
|
MPC8568E
|
MPC8567E
|
|
Core
|
e500
|
e500
|
|
CPU Speed
|
1.0, 1.2, 1.33 GHz
|
800 MHz, 1.0, 1.2, 1.33 GHz
|
|
L1 I/D Cache (KB)
|
32
|
32
|
|
L2 Cache (KB)
|
512
|
512
|
|
Memory Controller
|
64-bit DDR/DDR2
|
64-bit DDR/DDR2
|
|
Local Bus
|
32-bit
|
32-bit
|
|
System Interfaces
|
sRIO, PCI, PCI Express® (x8)
|
sRIO, PCI, PCI Express® (x4
|