The MSC7119 device is a member of the Freescale MSC711x family, a high-performance, cost-effective family of DSPs based on the StarCore ™ SC1400 core that offers system solutions, flexibility with peripherals and performance, and overall system cost savings. Devices in the MSC711x family target high-bandwidth highly computational DSP applications and are optimized for packet telephony applications, providing a competitive price per channel for voice over packet systems. The MSC7119 is a highly integrated DSP that contains the SC1400 core, on-chip emulation logic, 448 KB of SRAM memory, 16 KB ICache, 8 KB boot ROM, an 8 KB trace buffer, a 32-channel DMA controller, a 4-layer crossbar switch, a DDR memory controller, two 128-channel time-division multiplexing (TDM) interfaces with hardware support for m/A-law decoding/encoding, a UART, a 16-bit host interface (HDI16) to support an external host processor, a programmable interrupt controller (PIC), a 10/10Base-T MII/RMII, an I2C interface, eight timers, GPIOs, and a JTAG port. The SC1400 core has four ALUs and performs at 1200 DSP million multiply-accumulates per second (MMACS) with an internal 300 MHz clock at 1.2 V.
View Block Diagram
Features
-
1200 MMACS running at 300 MHz
-
Four 16-bit data ALUs, sixteen 40-bit data registers, and twenty-seven 32-bit address registers
-
Up to six instructions executed per clock cycle
-
Variable-length execution set (VLES) model
-
JTAG port designed to comply with Std 1149.1TM and OCE10 module
-
SC1400 core processor
-
16 KB, 16-way instruction cache (ICache)
-
Programmable instruction fetch unit
-
Write buffer (4-entry)
-
Extended core interface module
-
472 KB total
-
256 KB of M1 memory
-
16 KB ICache
-
192 KB internal shared memory (M2)
-
8 KB boot ROM
-
DDR memory controller
-
Glueless interface to 100 MHz or 150 MHz page mode DDR-DRAM
-
14-bit external address bus supporting up to 1 GB of DDR memory
-
16- or 32-bit external data bus
-
Byte enables, atomic operation, and data pipelining
-
Multi-channel DMA controller with up to 32 time-multiplexed channels
-
Priority-based time-multiplexing between channels using 16 internal priority levels
-
Priority can be fixed or round-robin
-
Flexible channel configuration
-
IEEE 802.3TM, 802.3uTM, 802.3xTM, and 802.3acTM compliant 10/100 Mbps MII/RMII Ethernet interface
-
Two time-division multiplexing (TDM) modules, each supporting up to 128 channels and glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses
-
16-bit host interface (HDI16) with glueless connection to industry-standard microcontrollers, microprocessors, and DSPs
-
Two 16-bit quad timers
-
RS-232 interface/universal asynchronous receive